

Fact Sheet 01.000 October 2012

## Features

- Industry Standard ATA / IDE Bus Interface
  - Host Interface: 16-bit access
  - Supports up to PIO Mode-6<sup>1)</sup>
  - Supports up to Multi-Word DMA Mode-4<sup>2)</sup>
  - Supports up to Ultra DMA Mode-4
- Performance
  - Sustained sequential data read -Up to 30 MByte/sec\*
  - Sustained sequential data write Up to 10 MByte/sec\*
    - \* measured using 128 KByte block size
- Power Management
  - 3.3V Power Supply
  - 5.0V or 3.3V Host Interface Through VDDQ pins
  - Immediate disabling of unused circuitry without host intervention
     Zero wake-up latency
- Power Specification
  - Active mode 85mA typical (GLS85LD0512) 100mA typical (GLS85LD1001T)
  - Sleep mode
     160µA typical (GLS85LD0512)
     170µA typical (GLS85LD1001T)

- Expanded Data Protection
  - WP#/PD# pin configurable by firmware for prevention of data overwrites
- Integrated Voltage Detector
  - Detects supply voltage fluctuations and generates reset during power-up and powerdown to prevent inadvertent writes
- 20-Byte Unique ID for Enhanced Security
  - Factory Pre-programmed 10-Byte Unique ID
  - User-Programmable 10-Byte ID
- Integrated Voltage Detector
   Prevents inadvertent Write operations due to
  - unexpected power-down or brownout.
- Pre-programmed Embedded Firmware
  - Executes industry standard ATA/IDE commands
  - Implements dynamic wear-leveling algorithms to substantially increase the longevity of flash media
  - Embedded Flash File System
- Industrial Temperature Range
  - -40°C to 85°C for industrial operation
- Package
  - 12mm x 24mm x 1.40mm (maximum height), 91-ball, 1.0mm ball pitch, LBGA (LBTE)
- All Devices are RoHS Compliant

## **Product Description**

Robust Built-in ECC

The GLS85LD0512 and GLS85LD1001T Industrial Grade PATA NANDrive<sup>™</sup> devices (referred to as "PATA NANDrive" in this datasheet) are high-performance, fully integrated, embedded flash solid state drives. They combine an integrated ATA Controller and 512 MByte or 1 GByte of NAND flash memory in a multi-chip package. These products are ideal for solid-state mass storage in embedded and portable applications that require smaller form-factor and more reliable data storage.

ATA-based solid-state mass storage technology is widely used in GPS and telematics, in-vehicle infotainment, portable and industrial computers, handheld data collection scanners, point-of-sale terminals, networking and telecommunications equipment, robotics, audio and video recorders, monitoring devices and set-top boxes.

The PATA NANDrive is a single device, solid state drive designed for embedded ATA/IDE protocol systems and supports standard ATA/IDE protocol with up to PIO Mode- $6^{1}$ , Multi-Word DMA Mode- $4^{2}$  and Ultra DMA Mode-4 interface. The PATA NANDrive device provides complete IDE hard disk drive functionality and compatibility in a 12 mm x 24 mm LBGA package for easy, space-saving mounting to a system motherboard. These products surpass traditional storage in their small size, security, reliability, ruggedness and low power consumption.

The integrated NAND flash controller with built-in advanced NAND management firmware communicates with the Host through the standard ATA protocol. It does not require any additional or proprietary software such as the Flash File System (FFS) and Memory Technology Driver (MTD).

The PATA NANDrive provides a WP#/PD# pin to protect critical information stored in the flash media from unauthorized overwrites. The PATA NANDrive is preprogrammed with a 10-Byte unique serial ID and has the option of programming an additional 10-Byte serial ID for even greater system security.

The PATA NANDrive's advanced NAND management technology enhances data security, improves endurance and accurately predicts the remaining lifespan of the NAND flash devices. This innovative technology combines robust NAND controller hardware error correction capabilities with advanced wear-leveling algorithms and bad block management to significantly extend the life of the product.

- 1) PATA NANDrive is capable of supporting PIO Mode-6, but Identify-Drive information report will show PIO Mode-4
- 2) PATA NANDrive is capable of supporting Multi-Word DMA Mode-4, but Identify-Drive information report will show MWDMA Mode-2



## 1.0 GENERAL DESCRIPTION

Each PATA NANDrive contains an integrated PATA NAND flash memory controller and discrete NAND flash die(s) in a LBGA package. Refer to Figure 2-1 for the PATA NANDrive block diagram.

## 1.1 Optimized PATA NANDrive

The heart of the PATA NANDrive is the PATA NAND flash memory controller, which translates standard PATA signals into flash media data and control signals. The following components contribute to the PATA NANDrive's operation.

### 1.1.1 Microcontroller Unit (MCU)

The MCU transfers the ATA/IDE commands into data and control signals required for flash media operation.

#### 1.1.2 Internal Direct Memory Access (DMA)

The PATA NANDrive uses internal DMA allowing instant data transfer from/to buffer to/from flash media. This implementation eliminates microcontroller overhead associated with the traditional, firmwarebased approach, thereby increasing the data transfer rate.

#### 1.1.3 Power Management Unit (PMU)

The PMU controls the power consumption of the PATA NANDrive. The PMU dramatically reduces the power consumption of the PATA NANDrive by putting the part of the circuitry that is not in operation into sleep mode.

#### 1.1.4 SRAM Buffer

A key contributor to the PATA NANDrive performance is an SRAM buffer. The buffer optimizes the Host's data transfer to and from the flash media.

### 1.1.5 Embedded Flash File System

The embedded flash file system is an integral part of the PATA NANDrive. It contains MCU firmware that performs the following tasks:

- 1. Translates host side signals into flash media writes and reads
- 2. Provides flash media wear leveling to spread the flash writes to increase the longevity of flash media
- 3. Keeps track of data file structures

### 1.1.6 Error Correction Code (ECC)

High performance is achieved through optimized hardware error detection and correction.

#### 1.1.7 Serial Communication Interface (SCI)

The Serial Communication Interface (SCI) is designed for manufacturing error reporting. During the design process, always provide access to the SCI port in the PCB design to aid in design validation.

#### 1.1.8 Multi-tasking Interface

The multi-tasking interface enables fast, sustained write performance by allowing concurrent Read, Program and Erase operations to multiple flash media devices.

### 1.2 Advanced NAND Management

Advanced NAND management technology balances the wear on erased blocks with an advanced wearleveling scheme. Advanced NAND management technology tracks the number of program/erase cycles within a group. When the Host updates data, higher priority is given to the less frequently written erase blocks; thereby, evenly distributing host writes within a wear-leveling group.

Advanced NAND management technology enhances the PATA NANDrive security with password protection and four independent protection zones, which can be set to Read-only or Hidden.



Fact Sheet 01.000 October 2012

## 2.0 FUNCTION BLOCKS




Figure 2-1: PATA NANDrive Block Diagram

## 3.0 PIN ASSIGNMENT

The signal/pin assignments are listed in Table 3-1. Low active signals have a "#" suffix. Pin types are Input, Output or Input/Output. Signals that the Host sources are designated as inputs, while signals that the PATA NANDrive sources are outputs.

				-	TOF	, VIE	ΞW	(bal	ls fa	cing	dov	vn)				
10 9 8 7		DNU DNU DNU		C) DASP# C) SCIDoU C) SCIDIN	Ö		D14 D13 Vss	() IOWR# () D15 () D12	Vss OCS16 OPR#	() Vss	CS3FX#				ONU DNU ONU	C) DNU C) DNU
6 5 4 3					C) DNU DNU C) RESET# D5	() WP#/PD# () DNU () DNU () D3		() D6 D4			ONU DNU V™ DNU CS1FX#					
2 1	() DNU () DNU	()) DNU		()) VREG	()) Vddq	() D1	O D0	() IORD#	() INTRQ	()) DMACK	(_); # A0	() VDD	() DNU		DNU DNU DNU	(¯) DŇU (¯) DŇU
	 A	В	С	D	E	F	G	Н	J	к	L	Μ	Ν	Ρ	R 13	T 82 91-Ibz P1.3

Figure 3-1: Pin Assignments for 91-Ball LBGA



Fact Sheet 01.000 October 2012

Symbol	Pin No.	Pin	I/O Type	Name and Functions				
-	91-Ball	Туре	"O Type					
Host Side In								
A2	K8							
A1	K3	I	I1Z	A[2:0] are used to select one of eight registers in the Task File.				
A0	L2							
D15	H8							
D14	G9							
D13	G8							
D12	H7							
D11	F9							
D10	F8							
D9	E8							
D8	F7							
D7	F4	I/O	I1Z/O2	D[15:0] Data bus				
D6	H4							
D5	E3							
D4	H3							
D3	F3							
D2	G3							
D1	F2							
D0	G2							
DMACK#	K2	I	I2U	DMA Acknowledge - input from Host				
DMARQ	J3	0	O1	DMA Request to Host				
CS1FX#	L3			CS1FX# is the chip select for the task file registers				
CS3FX#	L8	1	I2Z	CS3FX# is used to select the alternate status register and the Device Control register.				
CSEL	L9	I IIU Master or a Slave. When this pin is groun I I1U configured as a Master. When the pin is o		This internally pulled-up signal is used to configure this device as a Master or a Slave. When this pin is grounded, this device is configured as a Master. When the pin is open, this device is configured as a Slave. The pin setting should remain the same from Power-on to Power-down.				
IORD#	H2	I	12Z	IORD#: This is an I/O Read Strobe generated by the Host. When Ultra DMA mode is not active, this signal gates I/O data from the device. (This pin supports three functions) HDMARDY#: In Ultra DMA mode when DMA Read is active, this signal is asserted by the Host to indicate that the Host is ready to receive Ultra DMA data-in bursts. The Host may negate HDMARDY# to pause an Ultra DMA transfer. HSTROBE: When DMA Write is active, this signal is the data-out strobe generated by the Host. Both the rising and falling edges of HSTROBE cause data to be latched by the device. The Host may stop generating HSTROBE edges to pause an Ultra DMA data-out				
IOWR#	H9	1	12Z	burst. IOWR#: This is an I/O Write Strobe generated by the Host. When Ultra DMA mode is not active, this signal is used to clock I/O data into				

# Table 3-1: Pin Assignments (1 of 2) Pin No.



## Fact Sheet 01.000


October 2012

#### Table 3-1: Pin Assignments (2 of 2)

Symbol	Pin No.	Pin	I/O Type	Name and Functions				
Symbol	91-Ball	Туре	1/O Type					
IORDY	J4	ο	01	IORDY: When in PIO mode, the device is not ready to respond to a data transfer request. This signal is negated to extend the Host transfer cycle from the assertion of IORD# or IOWR#. However, it is never negated by this controller. (This pin supports three functions) DDMARDY#: When Ultra DMA mode DMA Write is active, this signal is asserted by the device to indicate that the device is ready to receive Ultra DMA data-out bursts. The device may negate DDMARDY# to pause an Ultra DMA transfer. DSTROBE: When Ultra DMA mode DMA Read is active, this signal is the data-in strobe generated by the device. Both the rising and falling edges of DSTROBE cause data to be latched by the Host. The device may stop generating DSTROBE edges to pause an Ultra DMA data-in burst.				
IOCS16#	J8	0	O2	This output signal is asserted low when the device is indicating a Word data transfer cycle.				
INTRQ	J2	0	01	This signal is the active high Interrupt Request to the Host.				
PDIAG#	K9	I/O	I1U/O1	The Pass Diagnostic signal in the Master/Slave handshake protocol.				
DASP#	D9	I/O	I1U/O6	The Drive Active/Slave Present signal in the Master/Slave handshake protocol.				
RESET#	E4	I	I2U	This input pin is the active low hardware reset from the Host.				
WP#/PD#	F6	I	I3U	The WP#/PD# pin can be used for either the Write Protect mode or Power-down mode, but only one mode is active at any time. The Write Protect or Power-down modes can be selected through the host command. The Write Protect mode is the factory default setting.				
Serial Commu	inication Interfac	e (SCI)						
SCID <sub>OUT</sub>	D8	0	O4	SCI data output. No external pull-up or pull-down resistor should connect to this signal.				
SCID <sub>IN</sub>	D7	I	13U	SCI data input				
SCICLK	E7		13U	SCI clock				
Miscellaneous								
V <sub>SS</sub>	G4, G6, G7, K4, K6, K7, J9	PWR		Ground				
V <sub>DD</sub>	E9, K5, L5, M2	PWR		V <sub>DD</sub> (3.3V)				
V <sub>DDQ</sub>	E2, M9	PWR	Angler	V <sub>DDQ</sub> (5V/3.3V) for Host interface				
POR#	J7	1	Analog Input	Power-on Reset (POR). Active low. Analog input for supply voltage detection				
V <sub>REG</sub>	D2	0		External capacitor pin				
DNU	A1, A2, A9, A10, B1, B9, B10, D3, D4, D5, D6, E5, E6, F5, G5, L4, L6, L7, M3, M4, M5, M6, M7, M8, N2, N3, N4, N5, N6, N7, N8, N9, R1, R2, R9, R10, T1, T2, T9, T10			Do not use. All these pins should not be connected.				



Fact Sheet 01.000 October 2012



Pb solder. Greenliant non-Pb solder devices are "RoHS Compliant."

### Valid Combinations <sup>4)</sup>

#### PATA NANDrive Product GLS85LD0512-60-RI-LBTE/ GLS85LD1001T-60-RI-LBTE

#### PATA NANDrive Evaluation Board (xxCN: xx-pin ATA Interface EVB, K: Kit) GLS85LD0512-60-RI-40CN-K, GLS85LD1001T-60-RI-40CN-K, GLS85LD0512-60-RI-44CN-K, GLS85LD1001T-60-RI-44CN-K

4) Valid product combinations are those that are in the mass production or will be in the mass production. Consult your Greenliant sales representative to confirm availability of the valid combinations and to determine availability of new product combinations.



Fact Sheet 01.000 October 2012

## 4.1 Package Diagram

### 4.1.1 LBTE Package




Figure 4-1: PATA NANDrive 91-Ball, Ball Grid Array (BGA) Greenliant Package Code: LBTE